Module LogicDef.Components.G


module G: sig .. end

val iter_succ : (LogicId.Iset.elt -> unit) -> LogicId.Ihmap.key -> unit