Module type Rte.Generated


module type Generated = sig .. end

val get : Cil_types.kernel_function -> bool
val set : Cil_types.kernel_function -> bool -> unit
val get_state : Cil_types.kernel_function -> State.t
val self : State.t