Make
module W : sig ... end
exception NonNaturalLoop of Frama_c_kernel.Cil_types.location
val compute : mode:mode -> props:props -> W.t_prop